International
IOR Rectifier

PD - 95196

IRF7328PbF

HEXFET® Power MOSFET

- Trench Technology
- Ultra Low On-Resistance
- Dual P-Channel MOSFET
- Available in Tape & Reel
- Lead-Free

V_{DSS}	$R_{DS(on)}$ max	I_D
-30V	21mΩ@V_{GS} = -10V	-8.0A
	32mΩ@V_{GS} = -4.5V	-6.8A

Description

New trench HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in battery and load management applications.



Top View


SO-8

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-Source Voltage	-30	V
I_D @ T_A = 25°C	Continuous Drain Current, V_{GS} @ -10V	-8.0	A
I_D @ T_A = 70°C	Continuous Drain Current, V_{GS} @ -10V	-6.4	
I_{DM}	Pulsed Drain Current①	-32	
P_D @T_A = 25°C	Maximum Power Dissipation③	2.0	W
P_D @T_A = 70°C	Maximum Power Dissipation③	1.3	W
	Linear Derating Factor	16	mW/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
T_J , T_{STG}	Junction and Storage Temperature Range	-55 to + 150	°C

Thermal Resistance

	Parameter	Max.	Units
$R_{\theta JA}$	Maximum Junction-to-Ambient ③	62.5	°C/W

10/7/04

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	-30	—	—	V	V_{GS} = 0V, I_D = -250µA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	-0.018	—	V/°C	Reference to 25°C, I_D = -1mA
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	17	21	mΩ	V_{GS} = -10V, I_D = -8.0A ②
		—	26.8	32		V_{GS} = -4.5V, I_D = -6.8A ②
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	—	-2.5	V	V_{DS} = V_{GS}, I_D = -250µA
g_{fs}	Forward Transconductance	12	—	—	S	V_{DS} = -10V, I_D = -8.0A
I_{DSS}	Drain-to-Source Leakage Current	—	—	-15	µA	V_{DS} = -24V, V_{GS} = 0V
		—	—	-25		V_{DS} = -24V, V_{GS} = 0V, T_J = 70°C
I_{GSS}	Gate-to-Source Forward Leakage	—	—	-100	nA	V_{GS} = -20V
	Gate-to-Source Reverse Leakage	—	—	100		V_{GS} = 20V
Q_g	Total Gate Charge	—	52	78	nC	I_D = -8.0A
Q_{gs}	Gate-to-Source Charge	—	9.8	—		V_{DS} = -15V
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	8.3	—		V_{GS} = -10V
$t_{d(on)}$	Turn-On Delay Time	—	13	20	ns	V_{DD} = -15V, V_{GS} = -10.0V
t_r	Rise Time	—	15	23		I_D = -1.0A
$t_{d(off)}$	Turn-Off Delay Time	—	198	297		R_G = 6.0Ω
t_f	Fall Time	—	98	147		R_D = 15Ω ②
C_{iss}	Input Capacitance	—	2675	—	pF	V_{GS} = 0V
C_{oss}	Output Capacitance	—	409	—		V_{DS} = -25V
C_{rss}	Reverse Transfer Capacitance	—	262	—		f = 1.0MHz

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-2.0	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	-32		
V_{SD}	Diode Forward Voltage	—	—	-1.2	V	T_J = 25°C, I_S = -2.0A, V_{GS} = 0V ②
t_{rr}	Reverse Recovery Time	—	37	56	ns	T_J = 25°C, I_F = -2.0A
Q_{rr}	Reverse Recovery Charge	—	36	54	nC	di/dt = -100A/µs ②



Notes:

① Repetitive rating; pulse width limited by max. junction temperature.

② Pulse width ≤ 400µs; duty cycle ≤ 2%.

③ Surface mounted on FR-4 board, t ≤ 10sec.



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance Vs. Temperature



Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 7. Typical Source-Drain Diode Forward Voltage



Fig 8. Maximum Safe Operating Area



Fig 9. Maximum Drain Current Vs. Case Temperature



Fig 10a. Switching Time Test Circuit



Fig 10b. Switching Time Waveforms



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



Fig 12. Typical On-Resistance Vs. Gate Voltage



Fig 13. Typical On-Resistance Vs. Drain Current



Fig 14a. Basic Gate Charge Waveform



Fig 14b. Gate Charge Test Circuit

SO-8 Package Outline

Dimensions are shown in milimeters (inches)







DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
c	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
E	.1497	.1574	3.80	4.00
e	.050 BASIC		1.27 BASIC	
e1	.025 BASIC		0.635 BASIC	
H	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
y	0°	8°	0°	8°

NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.

5 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 (.006).

6 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 (.010).

7 DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.



SO-8 Part Marking Information (Lead-Free)

EXAMPLE: THIS IS AN IRF7101 (MOSFET)



SO-8 Tape and Reel

Dimensions are shown in milimeters (inches)



NOTES:
1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Consumer market.
Qualifications Standards can be found on IR's Web site.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.10/04